seiko epson corporation 1 pf912-03 micro mini E0C6005 4-bit single chip microcomputer l e0c6200b core cpu l low voltage and low power l built-in lcd driver l built-in r/f converter (2ch.) n description micro mini "E0C6005" is a single chip microcomputer for battery-driven products with 7-segment lcd display. it achieves low cost performance, and is suitable for a product added some feature instead of standard ic. it consists that seiko epson's original core cpu e0c6200b, lcd driver (20 segments 4 commons), 80 words ram, 1.5k words rom, r/f converter, clock timer and so on. n features l cmos lsi 4-bit parallel processing l clock ............................................................... 32.768khz (x'tal or cr oscillation by mask option) l instruction set .................................................. 100 instructions l rom capacity ................................................. 1.5k 12 bits l ram capacity .................................................. 80 4 bits l i/o port ............................................................ i: 4 bits (with pull-down resistor selectable by mask optio n) o: 4 bits i/o: 4 bits l supply voltage detector (svd) ....................... no support l clock timer ...................................................... 1ch. l lcd driver ....................................................... 20 segments 4/3/2 commons l r/f converter .................................................. 2ch. l interrupt ........................................................... external : key interrupt 1 line internal : clock timer interrupt 1 line l operation voltage ........................................... 1.2 to 2.0v 1.8 to 3.5v l power consumption ........................................ 0.8a (32.768khz x'tal, 3.0v, halt) 1.5a (32.768khz x'tal, 3.0v, run) l package .......................................................... die form (pad pitch = 130m) or qfp6-60pin low voltage operation products
2 E0C6005 n block diagram n pin configuration 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 n.c. n.c. k00 k01 k02 k03 r00 r01 r02 r03 rs th1 th2 cs n.c. pin no. pin name 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 n.c. adout seg0 seg1 seg2 seg3 seg4 seg5 seg6 seg7 seg8 seg9 seg10 seg11 n.c. pin no. pin name 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 test reset seg12 seg13 seg14 seg15 seg16 seg17 seg18 seg19 com0 com1 com2 com3 n.c. pin no. pin name 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 n.c. : no connection v l3 v l2 v l1 ca cb v ss v dd osc1 osc2 v s1 p00 p01 p02 p03 n.c. pin no. pin name 31 45 16 30 index 15 1 60 46 E0C6005 qfp6-60pin com0? seg0?9 k00?3 p00?3 r00?3 osc1 osc2 reset test power controller ram 80 words x 4 bits osc system reset control v dd v l1? ca?b v s1 v ss adout rs th1 th2 cs interrupt generator input port test port lcd driver i/o port output port timer core cpu e0c6200b a/d converter rom 1,536 words x 12 bits
3 E0C6005 n pin description pin name v dd v ss v s1 v l1 v l2 v l3 ca, cb osc1 osc2 k00?03 p00?03 r00?03 seg0?9 com0? cs rs th1, th2 adout reset test function power source (+) terminal power source (-) terminal oscillation and internal logic system regulated voltage output terminal lcd system regulated voltage output terminal lcd system booster output terminal lcd system booster output terminal booster capacitor connecting terminal crystal or cr oscillation input terminal crystal or cr oscillation output terminal input terminal i/o terminal output terminal lcd segment output terminal (convertible to dc output terminal by mask option) lcd common output terminal a/d converter cr oscillation input terminal a/d converter cr oscillation output terminal a/d converter cr oscillation output terminal a/d converter oscillation frequency output terminal initial setting input terminal test input terminal pin no. 52 51 55 48 47 46 49, 50 53 54 3? 56?9 7?0 18?9 33?0 41?4 14 11 12, 13 17 32 31 in/out (i) (i) o o o o i o i i/o o o o i o o o i i n basic external connection diagram piezo buzzer single terminal driving note: the above table is simply an example, and is not guaranteed to work. ca cb v l1 v l2 v l3 v dd osc1 osc2 v s1 reset test vss c 1 c g c 2 x'tal 1.5 v or 3.0 v c 4 c 3 piezo buzzer r01 k00 k03 p00 p03 r00 r02 r03 i i/o o seg0 seg19 com0 com3 lcd panel E0C6005/60l05 [the potential of the substrate (back of the chip) is v dd .] coil cp rs th1 cs r s th1 th2 th2 connection depending on power supply and lcd panel specification. c ad x'tal c g c 1 , c 2 , c 3 , c 4 cp th1, th2 r s c ad crystal oscillator trimmer capacitor capacitor capacitor thermistor resistor capacitor 32.768 khz ci(max) = 35 k w 5?5 pf 0.1 f 3.3 f 50 k w 49.8 k w 2,200 pf
4 E0C6005 n electrical characteristics l absolute maximum ratings rating power voltage input voltage (1) input voltage (2) operating temperature storage temperature soldering temperature / time allowable dissipation * 1 * 1: in case of plastic package (qfp6-60pin). symbol v ss v i v iosc topr tstg tsol p d value -5.0 to 0.5 v ss - 0.3 to 0.5 v ss - 0.3 to 0.5 -20 to 70 -65 to 150 260 c, 10sec (lead section) 250 unit v v v c c mw (v dd =0v) l recommended operating conditions E0C6005 condition power voltage oscillation frequency booster capacitor capacitor between v dd and v s1 symbol v ss f osc1 f osc2 c 1 c 2 remark v dd =0v crystal oscillation cr oscillation, r=420k w unit v khz khz f f (ta=-20 to 70 c) max. -1.8 80 typ. -3.0 32.768 65 min. -3.5 0.1 0.1 e0c60l05 condition power voltage oscillation frequency booster capacitor capacitor between v dd and v s1 * 1: when there is no software control during cr oscillation or crystal oscillation. symbol v ss f osc1 f osc2 c 1 c 2 remark v dd =0v * 1 crystal oscillation cr oscillation, r=420k w unit v khz khz f f (ta=-20 to 70 c) max. -1.2 80 typ. -1.5 32.768 65 min. -2.0 0.1 0.1
5 E0C6005 l dc characteristics E0C6005 unit v v v v a a a a ma ma ma ma ma ma a a a a a a (unless otherwise specified: v dd =0v, v ss =-3.0v, f osc =32.768khz, ta=25 c, v s1 /v l1 ? l3 are internal voltage , c 1 =c 2 =0.1 f) max. 0 0 0.8? ss 0.85? ss 0.5 40 100 0 -1.0 -1.0 -1.0 -3 -3 -300 typ. min. 0.2? ss 0.15? ss v ss v ss 0 10 30 -0.5 3.0 3.0 3.0 3 3 300 characteristic high level input voltage (1) high level input voltage (2) low level input voltage (1) low level input voltage (2) high level input current (1) high level input current (2) high level input current (3) low level input current high level output current (1) high level output current (2) high level output current (3) low level output current (1) low level output current (2) low level output current (3) common output current segment output current (during lcd output) segment output current (during dc output) symbol v ih1 v ih2 v il1 v il2 i ih1 i ih2 i ih3 i il i oh1 i oh2 i oh3 i ol1 i ol2 i ol3 i oh4 i ol4 i oh5 i ol5 i oh6 i ol6 v ih1 =0v, no pull down resistor v ih2 =0v, with pull down resistor v ih3 =0v, with pull down resistor v il =v ss v oh1 =0.1? ss v oh2 =0.1? ss (built-in protection resistance) v oh3 =-1.0v v ol1 =0.9? ss v ol2 =0.9? ss (built-in protection resistance) v ol3 =-2.0v v oh4 =-0.05v v ol4 =v l3 +0.05v v oh5 =-0.05v v ol5 =v l3 +0.05v v oh6 =0.1? ss v ol6 =0.9? ss condition k00?03, p00?03 reset, test k00?03, p00?03 reset, test k00?03, p00?03 k00?03 p00?03 reset, test k00?03, p00?03 reset, test r02, r03, p00?03 r00, r01 adout r02, r03, p00?03 r00, r01 adout com0?om3 seg0?eg19 seg0?eg19 e0c60l05 unit v v v v a a a a a a a a a a a a a a a a (unless otherwise specified: v dd =0v, v ss =-1.5v, f osc =32.768khz, ta=25 c, v s1 /v l1 ? l3 are internal voltage , c 1 =c 2 =0.1 f) max. 0 0 0.8? ss 0.85? ss 0.5 20 100 0 -200 -200 -200 -3 -3 -100 typ. min. 0.2? ss 0.15? ss v ss v ss 0 5.0 9.0 -0.5 700 700 700 3 3 130 characteristic high level input voltage (1) high level input voltage (2) low level input voltage (1) low level input voltage (2) high level input current (1) high level input current (2) high level input current (3) low level input current high level output current (1) high level output current (2) high level output current (3) low level output current (1) low level output current (2) low level output current (3) common output current segment output current (during lcd output) segment output current (during dc output) symbol v ih1 v ih2 v il1 v il2 i ih1 i ih2 i ih3 i il i oh1 i oh2 i oh3 i ol1 i ol2 i ol3 i oh4 i ol4 i oh5 i ol5 i oh6 i ol6 v ih1 =0v, no pull down resistor v ih2 =0v, with pull down resistor v ih3 =0v, with pull down resistor v il =v ss v oh1 =0.1? ss v oh2 =0.1? ss (built-in protection resistance) v oh3 =-0.5v v ol1 =0.9? ss v ol2 =0.9? ss (built-in protection resistance) v ol3 =-1.0v v oh4 =-0.05v v ol4 =v l3 +0.05v v oh5 =-0.05v v ol5 =v l3 +0.05v v oh6 =0.1? ss v ol6 =0.9? ss condition k00?03, p00?03 reset, test k00?03, p00?03 reset, test k00?03, p00?03 k00?03 p00?03 reset, test k00?03, p00?03 reset, test r02, r03, p00?03 r00, r01 adout r02, r03, p00?03 r00, r01 adout com0?om3 seg0?eg19 seg0?eg19
6 E0C6005 l analog circuit characteristics and current consumption E0C6005 (normal operating mode) unit v v v a a a (unless otherwise specified: v dd =0v, v ss =-3.0v, f osc =32.768khz, ta=25 c, c g =25pf, v s1 /v l1 ? l3 are internal voltage, c 1 =c 2 =0.1 f ) max. 1/2? l2 0.9 3/2? l2 0.9 1.4 5.0 40 typ. v ss 0.8 1.5 30 min. 1/2? l2 -0.1 3/2? l2 -0.1 characteristic internal voltage power current consumption symbol v l1 v l2 v l3 i op condition connect 1m w load resistor between v dd and v l1 (without panel load) connect 1m w load resistor between v dd and v l2 (without panel load) connect 1m w load resistor between v dd and v l3 (without panel load) during halt during execution during a/d conversion (halt) without panel load E0C6005 (heavy load protection mode) unit v v v a a a (unless otherwise specified: v dd =0v, v ss =-3.0v, f osc =32.768khz, ta=25 c, c g =25pf, v s1 /v l1 ? l3 are internal voltage, c 1 =c 2 =0.1 f ) max. 1/2? l2 0.85 3/2? l2 0.85 5.5 10.0 41.5 typ. v ss 2.0 5.5 31 min. 1/2? l2 -0.1 3/2? l2 -0.1 characteristic internal voltage power current consumption symbol v l1 v l2 v l3 i op condition connect 1m w load resistor between v dd and v l1 (without panel load) connect 1m w load resistor between v dd and v l2 (without panel load) connect 1m w load resistor between v dd and v l3 (without panel load) during halt during execution during a/d conversion (halt) without panel load e0c60l05 (normal operating mode) unit v v v a a a (unless otherwise specified: v dd =0v, v ss =-1.5v, f osc =32.768khz, ta=25 c, c g =25pf, v s1 /v l1 ? l3 are internal voltage, c 1 =c 2 =0.1 f ) max. 2? l1 0.9 3? l1 0.9 1.4 5.0 40 typ. v ss 0.8 1.5 30 min. 2? l1 -0.1 3? l1 -0.1 characteristic internal voltage power current consumption symbol v l1 v l2 v l3 i op condition connect 1m w load resistor between v dd and v l1 (without panel load) connect 1m w load resistor between v dd and v l2 (without panel load) connect 1m w load resistor between v dd and v l3 (without panel load) during halt during execution during a/d conversion (halt) without panel load e0c60l05 (heavy load protection mode) unit v v v a a a (unless otherwise specified: v dd =0v, v ss =-1.5v, f osc =32.768khz, ta=25 c, c g =25pf, v s1 /v l1 ? l3 are internal voltage, c 1 =c 2 =0.1 f ) max. 2? l1 0.85 3? l1 0.85 5.5 10.0 41.5 typ. v ss 2.0 5.5 31 min. 2? l1 -0.1 3? l1 -0.1 characteristic internal voltage power current consumption symbol v l1 v l2 v l3 i op condition connect 1m w load resistor between v dd and v l1 (without panel load) connect 1m w load resistor between v dd and v l2 (without panel load) connect 1m w load resistor between v dd and v l3 (without panel load) during halt during execution during a/d conversion (halt) without panel load
7 E0C6005 E0C6005 (cr, normal operating mode) unit v v v a a a (unless otherwise specified: v dd =0v, v ss =-3.0v, f osc =65khz, ta=25 c, c g =25pf, v s1 /v l1 ? l3 are internal voltage, c 1 =c 2 =0.1 f recommended external resistance for cr oscillation=420k w ) max. 1/2? l2 0.9 3/2? l2 0.9 15.0 20.0 52.5 typ. v ss 8.0 15.0 37 min. 1/2? l2 -0.1 3/2? l2 -0.1 characteristic internal voltage power current consumption symbol v l1 v l2 v l3 i op condition connect 1m w load resistor between v dd and v l1 (without panel load) connect 1m w load resistor between v dd and v l2 (without panel load) connect 1m w load resistor between v dd and v l3 (without panel load) during halt during execution during a/d conversion (halt) without panel load E0C6005 (cr, heavy load protection mode) unit v v v a a a (unless otherwise specified: v dd =0v, v ss =-3.0v, f osc =65khz, ta=25 c, c g =25pf, v s1 /v l1 ? l3 are internal voltage, c 1 =c 2 =0.1 f recommended external resistance for cr oscillation=420k w ) max. 1/2? l2 0.85 3/2? l2 0.85 30.0 40.0 57.5 typ. v ss 16.0 30.0 45 min. 1/2? l2 -0.1 3/2? l2 -0.1 characteristic internal voltage power current consumption symbol v l1 v l2 v l3 i op condition connect 1m w load resistor between v dd and v l1 (without panel load) connect 1m w load resistor between v dd and v l2 (without panel load) connect 1m w load resistor between v dd and v l3 (without panel load) during halt during execution during a/d conversion (halt) without panel load e0c60l05 (cr, normal operating mode) unit v v v a a a (unless otherwise specified: v dd =0v, v ss =-1.5v, f osc =65khz, ta=25 c, c g =25pf, v s1 /v l1 ? l3 are internal voltage, c 1 =c 2 =0.1 f recommended external resistance for cr oscillation=420k w ) max. 2? l1 0.9 3? l1 0.9 15.0 20.0 52.5 typ. v ss 8.0 15.0 37 min. 2? l1 -0.1 3? l1 -0.1 characteristic internal voltage power current consumption symbol v l1 v l2 v l3 i op condition connect 1m w load resistor between v dd and v l1 (without panel load) connect 1m w load resistor between v dd and v l2 (without panel load) connect 1m w load resistor between v dd and v l3 (without panel load) during halt during execution during a/d conversion (halt) without panel load e0c60l05 (cr, heavy load protection mode) unit v v v a a a (unless otherwise specified: v dd =0v, v ss =-1.5v, f osc =65khz, ta=25 c, c g =25pf, v s1 /v l1 ? l3 are internal voltage, c 1 =c 2 =0.1 f recommended external resistance for cr oscillation=420k w ) max. 2? l1 0.85 3? l1 0.85 30.0 40.0 57.5 typ. v ss 16.0 30.0 45 min. 2? l1 -0.1 3? l1 -0.1 characteristic internal voltage power current consumption symbol v l1 v l2 v l3 i op condition connect 1m w load resistor between v dd and v l1 (without panel load) connect 1m w load resistor between v dd and v l2 (without panel load) connect 1m w load resistor between v dd and v l3 (without panel load) during halt during execution during a/d conversion (halt) without panel load
E0C6005 notice: no part of this material may be reproduced or duplicated in any form or by any means without the written permission of seiko ep son. seiko epson reserves the right to make changes to this material without notice. seiko epson does not assume any liability of any kind arising out of any inaccuracies contained in this material or due to its application or use in any product or circuit and, further, there is n o representation that this material is applicable to products requiring high level reliability, such as, medical products. moreover, no license to an y intellectual property rights is granted by implication or otherwise, and there is no representation or warranty that anything made in accord ance with this material will be free from any patent or copyright infringement of a third party. this material or portions thereof may contain technology or the subject relating to strategic products under the control of the foreign exchange and foreign trade control law of japan and may require an export license from the ministry of international trade and industry or other approval from another government agency. ? seiko epson corporation 1999 all right reserved. seiko epson corporation electronic devices marketing division ic marketing & engineering group ed international marketing department i (europe & u.s.a.) 421-8, hino, hino-shi, tokyo 191-8501, japan phone : 042-587-5812 fax : 042-587-5564 ed international marketing department ii (asia) 421-8, hino, hino-shi, tokyo 191-8501, japan phone : 042-587-5814 fax : 042-587-5110 l oscillation characteristics oscillation characteristics will vary according to different conditions (elements used, boad pattern). use the following char- acteristics are as reference values. E0C6005 unit v v pf ppm ppm ppm v m w (unless otherwise specified: v dd =0v, v ss =-3.0v, crystal: c-002r (c i =35k w ), c g =25pf, c d =built-in, ta=25 c) max. 5 10 -3.6 typ. 20 min. -1.8 -1.8 -10 40 200 characteristic oscillation start voltage oscillation stop voltage built-in capacitance (drain) frequency/voltage deviation frequency/ic deviation frequency adjustment range harmonic oscillation start voltage allowable leak resistance symbol vsta vstp c d ? f/ ? v ? f/ ? ic ? f/ ? c g v hho r leak condition t sta 5sec (v ss ) t stp 10sec (v ss ) including the parasitic capacity inside the ic v ss =-1.8 to -3.5v c g =5 to 25pf c g =5pf (v ss ) between osc1 and v dd , and between v ss and osc1 e0c60l05 * 1: items enclosed in parentheses ( ) are those used when operating at heavy load protection mode. unit v v pf ppm ppm ppm v m w (unless otherwise specified: v dd =0v, v ss =-1.5v, crystal: c-002r (c i =35k w ), c g =25pf, c d =built-in, ta=25 c) max. 5 10 -2.0 typ. 20 min. -1.2 -1.2 -10 40 200 characteristic oscillation start voltage oscillation stop voltage built-in capacitance (drain) frequency/voltage deviation frequency/ic deviation frequency adjustment range harmonic oscillation start voltage allowable leak resistance symbol vsta vstp c d ? f/ ? v ? f/ ? ic ? f/ ? c g v hho r leak condition t sta 5sec (v ss ) t stp 10sec (v ss ) including the parasitic capacity inside the ic v ss =-1.2 to -2.0v (-0.9) * 1 c g =5 to 25pf c g =5pf (v ss ) between osc1 and v dd , and between v ss and osc1 E0C6005 (cr) unit % v ms v (unless otherwise specified: v dd =0v, v ss =-3.0v, r cr =420k w , ta=25 c) max. 20 typ. 65khz 3 min. -20 -1.8 -1.8 characteristic oscillation frequency dispersion oscillation start voltage oscillation start time oscillation stop voltage symbol f osc vsta t sta vstp condition v ss =-1.8 to -3.5v e0c60l05 (cr) unit % v ms v (unless otherwise specified: v dd =0v, v ss =-1.5v, r cr =420k w , ta=25 c) max. 20 typ. 65khz 3 min. -20 -1.2 -1.2 characteristic oscillation frequency dispersion oscillation start voltage oscillation start time oscillation stop voltage symbol f osc vsta t sta vstp condition v ss =-1.2 to -2.0v
|
